CIR FILE | TIMING PLOT

EXPANDED LAYOUT OF  INPUT NAND GATE

        The dimensions are 35 by 35 =1225 sq.microns        

 
                                                                  PREVIOUS PAGE | SCHEMATICS | VLSI MENU | NEXT PAGE