CIR.FILE | TIMING PLOT
 
 
 
EXPANDED LAYOUT OF THE NAND GATE
 
 
 
 
The dimensions are 35 by 24 =840 sq.microns
 
 
 
PREVIOUS PAGE | SCHEMATICS | VLSI MENU | NEXT PAGE